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gives the basic configuration for an NADC using a SAR and a ROM. Here, the SAR output is used as the address for the 2" x m bit ROM which is programmed to contain the m-bit nonlinear codes corresponding to an n-bit linear scale. This enables the input voltage to be compared with the voltage levels corresponding to the nonlinear scale while the SAR output is updated as in the For the purpose of illustration, consider the example of a nonlinear characteristic with n = 4 and m = 5 , as shown in Table I . Here, a 5-b code is mapped to 4-b by having nonuniform step size for the nonlinear scale. As this mapping is generally one-to-one, it is possible to use the current code-approximation in conjunction with the comparator output in Fig. 1 as the pointer to the stored value of the next code-approximation in the ROM. This avoids the SAR in the NADC [l] as shown in Fig. 2 . However, an (rn + 1)-bit register is now required to hold the ROM address. The memory layout for the ROM in Fig. 2 for the nonlinear characteristic of Table I is shown in Table 11 , from which it is seen that nearly half the number of memory locations is unused, indicating that the ROM is not optimally used. A new technique for the optimization of ROM size in the NADC is now discussed.
In the NADC of Fig. 2 , after each successive approximation step, the comparator output gives a bit result of the n-bit linear scale to which the m-bit nonlinear codes are mapped, and after n steps, the ROM output gives the m-bit nonlinear code corresponding to input 6. Therefore, as a first step towards ROM size optimization, the number of bits of ROM address can be reduced from (m + 1) bits to (n + 1) bits as shown in Fig. 3 . Here, the ROM is logically divided into two blocks: -a) block I to provide the n-bit code of the linear scale (OUTPUTlN) which is used with the comparator out- put as the address of the next successive approximation code, and b) block I1 to provide the m-bit nonlinear code corresponding to NADC of Fig. 3 . The improved NADC configuration is shown in Fig. 4 . In this case, the ROM is logically divided into three blocks:
OUTPUTlN as the input to the DAC. The memory data layout for the ROM in this NADC for realizing the nonlinear characteristic of Table I is given in Table 111 . The ROM size reduction (r) achieved in this modified NADC as compared to that of Fig. 2 is
which for the example nonlinear characteristic is 10%. The ROM size can be further optimized by considering the fact that the LSB of OUTPUTlN in Fig. 3 is 0 for the first (n -1) steps, and is the same as the comparator output Block I for providing the most significant (n -1) bits of data required for generating the next address for the successive approximation process;
Block I1 for providing an m-bit nonlinear code for the DAC;
and Block 111 for producing the final m-bit nonlinear code after the n-step successive approximation process.
after the nth step. Therefore, only the most significant (n -1) bits of OUTPUTlN along with the comparator output in the LSB POsition, can be used as the pointer to the next approximation stored in the ROM, and the LSB of OUTPUTlN is not required. As only n bits (instead of (n + 1) bits) of ROM address are now needed, the ROM size required gets reduced further, as compared to the Table IV shows the memory data layout for the ROM in Fig. 4 for realizing the nonlinear characteristic of Table I . The operation of the NADC is now briefly described. Initially, the ROM address register is reset. This makes OUTPUT1 = 4, and OUTPUT2 = 24 which is converted into the analog value and compared with V,. After comparison, the next address is formed by juxtaposing OUTPUT1 and the comparator output in the LSB position. Thus, the next address is either 8 or 9, and accordingly, as shown in Table  IV , OUTPUT2 is either 16 or 28. In this manner, the successive approximation process is continued to determine the most significant three bits of the NADC output. After the fourth step, these three bits are contained in the three MSBs of the address, and the comparator output is loaded as the LSB of the address. Therefore, the resulting ROM address itself is the 4-b compressed code corresponding to the analog input, and OUTPUT3 gives the corresponding 5-b nonlinear code. In applications where only the compressed code corresponding to the nonlinear quantization scale is needed, block 111 of the ROM is not necessary. As the ROM size required for this improved NADC configuration is 2" X (2m + n -1) bits, the ROM size reduction ( r ) achieved is [l -2"(2m + n -1)/(2m+'m)]100% when compared to the NADC of [l] . Forthe nonlinear characteristic of Table I , r = 35%, and for a typical codec with m = 13 and n = 8, r is 96%, clearly illustrating the saving in ROM size and hence in chip area.
GENERATION OF ROM DATA
The starting point for the generation of memory data for the ROM in Fig. 4 is a set of ordered pairs corresponding to the linear and nonlinear codes as shown in Table I . This determines directly the entry OUTPUT3 of Table IV . The values of OUTPUT1 are (n -1) bit codes obtained by ignoring the LSB of the corresponding n-bit code OUTPUTIN. Let the notation SYMBOL(a) represent the value of the entity SYMBOL corresponding to the ROM address a . As the ROM address register is reset at the start of A/D conversion
which is the starting code value for the successive approximation process. Then, as the new address is obtained by juxtaposing the (n -1) MSB's of OUTPUTlN (0) and the comparator output in the LSB position, the two possible next addresses are 2"-' and
and OUTPUTlN (2"-' + 1) = 2"-' + 2"-*.
Then, with 2"-' -2"-2 as the ROM output, the next two possible addresses are 2" -I -2" -and 2" --2" -+ 1, and accordingly,
In the same manner, all the values of OUTPUTlN may be determined by logically following the successive approximation sequence for each output value of the ROM, and the two possible values of the comparator output. An algorithm for the automated computation of OUTPUTlN is given in Fig. 5 . This algorithm may be easily coded into a computer program. Once all the values of OUTPUTlN are determined, the values of OUTPUT1 may be easily found by the equation
where 'div' is the integer division operator. The values of OUTPUT2 of Table IV For example, in Table IV , OUTPUT2 ( 5 ) is obtained as OUTPUT3 (OUTPUTlN (5) ). As OUTPUTlN ( 5 ) = 6, it is found that OUTPUT2 ( 5 ) = OUTPUT3 (6) = 22. ROM of the NADC for programming convenience. The example nonlinear characteristic shown in Table V , with rn = 7 and n = 5 has been chosen for illustration. From this Table, ROM programming data shown in Table VI is derived following the procedure outlined in Section 111. The NADC was programmed using these values and an automated test was conducted. The microcomputer was used with an 8-b DAC to provide the analog input with a full scale Vi = 3 V. The NADC output codes for the test inputs were stored in the microcomputer memory and later graphically plotted using a personal computer, as shown in Fig. 6 , which clearly validates the operation of the NADC.
IV. EXPERIMENTAL IMPLEMENTATION
The improved NADC of Fig. 4 has been experimentally implemented using a microcomputer as the controller. In the implementation, the RAM of the microcomputer was used in place of the
